DELTA台達107 M7M8R5R6
This course teaches the fundamentals of logic design, including boolean algebra, combinational circuit design and optimization, and sequential circuit design and analysis.
Course keywords: logic design, digital circuit, logic optimization, sequential circuit analysis and design, boolean algebra 一、課程說明(Course Description) 1. Introduction/ Number systems and Conversion 2. Boolean Algebra 3. K-Maps 4. Quine-Maclusky Method 5. Multi-Level Gate Circuits/ NAND and NOR Circuits 6. Combinational Circuit Design and Simulation using Gates 7. Multiplexers, Decoders and PLDs 8. Latches and Flip-Flops 9. Registers and Counters 10. Sequential Circuit Analysis and Design 11. State Assignments 12. Verilog HDL 二、指定用書(Text Books) Fundamentals of Logic Design (Xth Edition) by Charles H. Roth, Jr. (Brooks/Cole-Thomson Learning) 三、參考書籍(References) Fundamentals of Digital Logic with Verilog Design by Stephen Brown and Zvonko Vranesic (McGraw-Hill) 四、教學方式(Teaching Method) Lectures with slides 五、教學進度(Syllabus) Will be announced in the first class. 六、成績考核(Evaluation) Quiz: 20% Midterm exam 1: 25% Midterm exam 2: 25% Final exam: 30% 七、可連結之網頁位址 Http://nthucad.cs.nthu.edu.tw/~wcyao/ or eeclass
MON | TUE | WED | THU | FRI | |
08:00108:50 | |||||
09:00209:50 | |||||
10:10311:00 | |||||
11:10412:00 | |||||
12:10n13:00 | |||||
13:20514:10 | |||||
14:20615:10 | |||||
15:30716:20 | |||||
16:30817:20 | |||||
17:30918:20 | |||||
18:30a19:20 | |||||
19:30b20:20 | |||||
20:30c21:20 |
本課程上150分鐘,其餘時間由教授視情況彈性運用
資工系大學部1年級,電機系大學部1年級,電資院學士班大學部1年級優先,第3次選課起開放全校修習
-